./lang/myhdl [Python as a hardware description and verification language]
[+] Add this package to your ports tracker

[ CVSweb ] [ Homepage ] [ RSS feed ]

Version: 0.9.0, Package name: myhdl-0.9.0
Maintained by: The OpenBSD ports mailing-list
Master sites:
Description
MyHDL is an open source Python package that lets you go from Python to
silicon. With MyHDL, you can use Python as a hardware description and
verification language. Furthermore, you can convert MyHDL code, that was
developed towards implementation, to Verilog and VHDL automatically, and
take it to a silicon implementation from there.


Filesize: 663.558 KB
Version History (View Complete History)
  • (2015-12-20) Updated to version: myhdl-0.9.0
  • (2014-09-28) Updated to version: myhdl-0.8.1
  • (2013-08-07) Updated to version: myhdl-0.8
  • (2011-09-16) Package added to openports.se, version myhdl-0.7 (created)
[show/hide] View available PLISTS (Can be a lot of data)

CVS Commit History:

   2015-12-20 02:34:16 by Jasper Lievisse Adriaanse | Files touched by this commit (4)
Log message:
- update to myhdl-0.9.0
- switch to pypi
   2015-12-20 02:34:16 by Jasper Lievisse Adriaanse | Files touched by this commit (4)
Log message:
- update to myhdl-0.9.0
- switch to pypi
   2015-12-20 02:34:16 by Jasper Lievisse Adriaanse | Files touched by this commit (4)
Log message:
- update to myhdl-0.9.0
- switch to pypi
   2015-12-20 02:34:16 by Jasper Lievisse Adriaanse | Files touched by this commit (4)
Log message:
- update to myhdl-0.9.0
- switch to pypi