./lang/verilator [very fast free Verilog HDL simulator]
[+] Add this package to your ports tracker

[ CVSweb ] [ Homepage ] [ RSS feed ]

Version: 3.912, Package name: verilator-3.912
Maintained by: The OpenBSD ports mailing-list
Master sites:
Description
Verilator is the fastest free Verilog HDL simulator, and beats most
commercial simulators. It compiles synthesizable Verilog (not test-bench
code!), plus some PSL, SystemVerilog and Synthesis assertions into C++
or SystemC code. It is designed for large projects where fast simulation
performance is of primary concern, and is especially well suited to
generate executable models of CPUs for embedded software design teams.

Filesize: 2004.501 KB
Version History (View Complete History)
  • (2017-10-06) Updated to version: verilator-3.912
  • (2017-02-13) Updated to version: verilator-3.900
  • (2014-05-21) Updated to version: verilator-3.860
  • (2013-05-23) Updated to version: verilator-3.847
  • (2013-05-14) Updated to version: verilator-3.846
  • (2013-01-16) Updated to version: verilator-3.844
  • (2011-11-13) Package added to openports.se, version verilator-3.824 (created)
[show/hide] View available PLISTS (Can be a lot of data)

CVS Commit History:

   2021-05-15 16:02:57 by Todd C. Miller | Files touched by this commit (2)
Log message:
Apply upstream fix for building with bison 3.7 and above.
OK sthen@
   2019-07-12 14:47:59 by Stuart Henderson | Files touched by this commit (874)
Log message:
replace simple PERMIT_PACKAGE_CDROM=Yes with PERMIT_PACKAGE=Yes
   2019-04-03 08:42:08 by Christian Weisgerber | Files touched by this commit (2)
Log message:
fix warning and future error about unescaped left brace in perl regex
   2018-10-24 08:28:14 by Stuart Henderson | Files touched by this commit (740)
Log message:
Add COMPILER lines to c++ ports which currently use the default. Adjust
some existing COMPILER lines with arch restrictions etc. In the usual
case this is now using "COMPILER = base-clang ports-gcc base-gcc" on
ports with c++ libraries in WANTLIB.
This is basically intended to be a noop on architectures using clang
as the system compiler, but help with other architectures where we
currently have many ports knocked out due to building with an unsuitable
compiler -
- some ports require c++11/newer so the GCC version in base that is used
on these archirtectures is too old.
- some ports have conflicts where an executable is built with one compiler
(e.g. gcc from base) but a library dependency is built with a different
one (e.g. gcc from ports), resulted in mixing incompatible libraries in the
same address space.
devel/gmp is intentionally skipped as it's on the path to building gcc -
the c++ library there is unused in ports (and not built by default upstream)
so intending to disable building gmpcxx in a future commit.
   2018-05-29 02:12:26 by Marc Espie | Files touched by this commit (2)
Log message:
help update-plist
   2017-07-26 16:45:35 by Stuart Henderson | Files touched by this commit (937)
Log message:
bump LIBCXX/LIBECXX/COMPILER_LIBCXX ports.
   2017-07-23 03:26:30 by Marc Espie | Files touched by this commit (244)
Log message:
add pthread to COMPILER_LIBCXX.
white lie, but it allows clang and gcc to be more similar
bump accordingly.
   2017-07-16 13:19:06 by Marc Espie | Files touched by this commit (880)
Log message:
use COMPILER_LIBCXX where applicable
   2017-04-10 05:46:23 by Stuart Henderson | Files touched by this commit (276)
Log message:
use LIBCXX
   2017-02-13 03:27:00 by Benoit Lecocq | Files touched by this commit (3)
Log message:
Update to verilator-3.900.